

### Precision rail-to-rail input / output 36 V, 6 MHz dual op-amps



MiniSO8

#### **Features**

- · Rail-to-rail input and output
- Low offset voltage: 300 μV maximum
- Wide supply voltage range: 2.7 V to 36 V
- Gain bandwidth product: 6 MHz
- Slew rate : 3 V/µs
  Low noise : 12 nV/√Hz
- Integrated EMI filter
- Standard miniSO8 package
- 2 kV HBM ESD tolerance
- Extended temperature range : -40 °C to +125 °C

### **Applications**

- · High-side and low-side current sensing
- Hall effect sensors
- · Data acquisition and instrumentation
- · Test and measurement equipments
- Motor control
- Industrial process control
- Strain gauge

#### **Maturity status link**

TSB712A

#### **Related products**

TSB572

Dual op-amps for the lowpower consumption version (380 µA with 2.5 MHz GBP)

#### **Description**

The TSB712A dual 6 MHz bandwidth amplifier features rail-to-rail input and output, which is guaranteed to operate from  $\pm 1.35$  V to  $\pm 18$  V dual supplies.


This amplifier has the advantage of offering a large span of supply voltage and an excellent input offset voltage of 300  $\mu V$  maximum at 25 °C.

The combination of wide bandwidth, slew rate, low noise, rail-to-rail capability and precision makes the TSB712A useful in a wide variety of applications such as: filters, power supply and motor control, actuator driving, hall effect sensors and resistive transducers.



# 1 Pin description

Figure 2. Pin connections (top view)



Pin n°	Pin name	Description
1	OUT1	Output channel 1
2	IN1-	Inverting input channel 1
3	IN1+	Non-inverting input channel 1
4	V <sub>CC-</sub>	Negative supply voltage
5	IN2+	Non-inverting input channel 2
6	IN2-	Inverting input channel 2
7	OUT2	Output channel 2
8	V <sub>CC+</sub>	Positive supply voltage

DS12487 - Rev 1 page 2/30



### 2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply voltage (1)	+40 or ±20	V	
V <sub>id</sub>	Input voltage differential (2)	±2	V	
V <sub>in</sub>	Input voltage	(V <sub>CC-</sub> ) - 0.2 to (V <sub>CC+</sub> ) + 0.2	V	
l <sub>in</sub>	Input current (3)	±10	mA	
	Storage temperature	-65 to +150	°C	
R <sub>th-ja</sub>	Thermal resistance junction-to-ambient (4) (5)			
i \tn-ja	MiniSO-8	190	°C/W	
Tj	Maximum junction temperature	150	°C	
	HBM: human body model <sup>(6)</sup>	2	kV	
ESD	CDM: charged device model (7)	1	kV	
	Latch-up immunity	100	mA	

- 1. All voltage values, except the differential voltage are with respect to the network ground terminal.
- 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. The maximum input voltage differential value may be extended to the condition that the input current is limited to ±10 mA. See Section 5.2 Input pin voltage range.
- 3. Input current must be limited by a resistor in series with the inputs when the input voltage is beyond the rails (see Section 5.2 Input pin voltage range).
- 4. Short-circuits can cause excessive heating and destructive dissipation.
- 5. R<sub>th</sub> are typical values.
- 6. Human body according to JEDEC standard JESD22-A114F.
- 7. According to ANSI/ESD STM5.3.1.

**Table 2. Operating conditions** 

Symbol	Parameter	Value
V <sub>CC</sub>	Supply voltage	2.7 V to 36 V
V <sub>icm</sub>	Common mode input voltage range	(V <sub>CC-</sub> ) to (V <sub>CC+</sub> ) + 0.1 V
T <sub>oper</sub>	Operating free air temperature range	-40 °C to +125 °C

DS12487 - Rev 1 page 3/30



## 3 Electrical characteristics

Table 3. Electrical characteristics at  $V_{CC}$  = 36 V,  $V_{ICM}$  =  $V_{OUT}$  =  $V_{CC}$  / 2,  $T_{amb}$  = 25 °C and  $R_L$  connected to  $V_{CC}$  / 2 (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				
		TSB712A, T = 25 °C,			. 200	
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			± 300	
		TSB712A, T = 25 °C,			± 650	
$V_{io}$	Input offset voltage	$V_{CC-} \le V_{ICM} \le V_{CC+}$			± 050	u\/
<b>V</b> 10	input onset voltage	TSB712A, -40 °C < T < 125 °C,			± 580	μV
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			1 300	
		TSB712A, -40 °C < T < 125 °C,			± 930	
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 330	
ΔV <sub>io</sub> / ΔT	Input offset voltage drift	-40°C < T < 125 °C <sup>(1)</sup>			2.8	μV / °C
$\Delta V_{io}$	Long-term input offset voltage drift	T = 25 °C <sup>(2)</sup>		0.57		μV / √mo
	I <sub>IB</sub> Input bias current (3)  I <sub>IO</sub> Input offset current (4)	V <sub>ICM</sub> = V <sub>CC+</sub> , T = 25 °C	0		300	
I <sub>IB</sub> Inp		V <sub>ICM</sub> = V <sub>CC+,</sub> -40 °C < T < 125 °C	0		900	nA
		V <sub>ICM</sub> = V <sub>CC-</sub> , T = 25 °C	-100		0	
		V <sub>ICM</sub> = V <sub>CC-,</sub> -40 °C < T < 125 °C	-200		0	
		V <sub>ICM</sub> = V <sub>CC+</sub>		10		
IO		V <sub>ICM</sub> = V <sub>CC</sub> -		10		
		$R_L \ge 10 \text{ k}\Omega$				
		$(V_{CC-}) + 0.5 V \le V_{OUT} \le (V_{CC+}) - 0.5 V$	110	125		
۸ـ	Open lean gain	T = 25 °C				
$A_{VD}$	Open loop gain	$R_L \ge 10 \text{ k}\Omega$ ,				
		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$	105			
		-40 °C < T < 125 °C				
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 V,$	115	130		
		T = 25 °C				dB
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 V,$	110			
CMR	Common-mode rejection ratio	-40 °C < T < 125 °C				_
	20 log ( $\Delta V_{INCM} / \Delta V_{IO}$ )	$(V_{CC-}) \le V_{ICM} \le (V_{CC+}),$	100	120		
		T = 25 °C				
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}),$	95			
		-40 °C < T < 125 °C				
SVR	Power supply rejection ratio	5 V < (V <sub>CC+</sub> ) - (V <sub>CC-</sub> ) < 36 V, V <sub>ICM</sub> = V <sub>CC / 2</sub>	100	125		
	20 log (ΔV <sub>CC</sub> / ΔV <sub>IO</sub> )	-40 °C < T < 125 °C				

DS12487 - Rev 1 page 4/30



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		No load, -40 °C < T < 125 °C			120		
$V_{OH}$	High level output voltage (drop voltage from V <sub>CC+</sub> )	I <sub>SOURCE</sub> = 2 mA, -40 °C < T < 125 °C			200		
	0017	I <sub>SOURCE</sub> = 15 mA, -40 °C < T < 125 °C			1000		
		No load , -40 °C < T < 125 °C			120	mV	
$V_{OL}$	Low level output voltage	I <sub>SINK</sub> = 2 mA, -40 °C < T < 125 °C			200		
		I <sub>SINK</sub> = 15 mA , -40 °C < T < 125 °C			1000		
		V <sub>OUT</sub> = V <sub>CC</sub> , T = 25 °C	25	50			
	SINK	V <sub>OUT</sub> = V <sub>CC</sub> , -40 °C < T < 125 °C	20				
I <sub>OUT</sub>		V <sub>OUT</sub> = 0 V, T = 25 °C	25	50		mA	
	ISOURCE	V <sub>OUT</sub> = 0 V, -40 °C < T < 125 °C	20				
		No load, T = 25 °C		1.8			
I <sub>CC</sub>	Supply current by op-amp	No load, -40 °C < T < 125 °C			3	mA	
		AC performance					
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	4.5	6		MHz	
0.0	Slew rate	9 V step, R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 100 pF,	0.0			N/ /	
SR		A <sub>V</sub> = 1 V/V, 10% to 90%	2.2	3		V / µs	
		$V_{IN}$ = 1 Vrms , $R_L$ = 10 k $\Omega$ , $A_V$ = +1,		0,0003			
THD+N	Total harmonic distorsion + noise	f = 1 kHz, BW = 22 kHz		0,0003		%	
IIIDIN		$V_{IN}$ = 1 Vrms , $R_L$ = 1 k $\Omega$ , $A_V$ = +1,		0.00034		70	
		f = 1 kHz, BW = 22 kHz		0,00004			
		$V_{OUT} = 5 \text{ Vpp, } f = 1 \text{ kHz, } A_V = +11,$		125			
CR	Crosstalk	$R_L = 10 \text{ k}\Omega$		120		dB	
Ort	Orosotano	$V_{OUT} = 5Vpp, f = 10 \text{ kHz}, A_V = +11,$		100		QD.	
		$R_L = 10 \text{ k}\Omega$		100			
Фт	Phase margin	At unity gain, 25 °C, 10 kΩ, 100 pF		45		0	
$C_{LOAD}$	Capacitive load drive			100		pF	
		f = 10 Hz		20			
en	Input voltage noise density	f = 100 Hz		13		nV / √Hz	
		f = 10 kHz		12			
en p-p	Input noise voltage	0.1 Hz ≤ f ≤ 10 Hz		0.5		μV <sub>PP</sub>	
in	Input current noise density	f = 1 kHz		0.15 (6)		pA / √Hz	

- 1. See Section 5.4 Input offset voltage drift overtemperature in application information.
- Typical value is based on the V<sub>IO</sub> drift observed after 1000 h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration. See Section 5.5 Long term input offset voltage drift.
- 3. Current is positive when it is sinked into the op-amp.
- 4.  $I_{io}$  is defined as  $|I_{ibp} I_{ibn}|$
- 5. For higher capacitive values see Figure 25. Phase margin vs. output current at  $V_{CC}$  = 36 V, Figure 26. Phase margin vs. capacitive load and Figure 27. Overshoot vs. capacitive load at  $V_{CC}$  = 36 V
- 6. Theoretical value of the input current noise density based on the measurement of the input transistor base current:  $i_n = \sqrt{2.\,q.i_b}$

DS12487 - Rev 1 page 5/30



Table 4. Electrical characteristics at  $V_{CC}$  = 5 V,  $V_{ICM}$  =  $V_{OUT}$  =  $V_{CC}$  / 2,  $T_{amb}$  = 25 °C and  $R_L$  connected to  $V_{CC}$  / 2 (unless otherwise specified).

	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		DC performance					
		TSB712A, T = 25 °C,			. 250		
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			± 350		
		TSB712A, T = 25 °C,			± 650		
\/.	Input offset voltage	$V_{CC-} \le V_{ICM} \le V_{CC+}$				μV	
V <sub>io</sub>		TSB712A, -40 °C < T < 125 °C,			± 750	μV	
		$V_{CC-} \le V_{ICM} \le V_{CC+} - 1.5 \text{ V}$			± 750		
		TSB712A, -40 °C < T < 125 °C,			± 1050		
		$V_{CC-} \le V_{ICM} \le V_{CC+}$			1 1030		
ΔV <sub>io</sub> / ΔT	Input offset voltage drift	-40°C < T < 125 °C <sup>(1)</sup>			4	μV / °C	
		V <sub>ICM</sub> = V <sub>CC+</sub> , T = 25 °C	0		300		
	Input bias current (2)	V <sub>ICM</sub> = V <sub>CC+,</sub> -40 °C < T < 125 °C	0		900	nA	
I <sub>IB</sub>	Input bias current (4)	V <sub>ICM</sub> = V <sub>CC-</sub> , T = 25 °C	-100		0		
		V <sub>ICM</sub> = V <sub>CC-,</sub> -40 °C < T < 125 °C	-200		0		
		V <sub>ICM</sub> = V <sub>CC+</sub>		10			
I <sub>IO</sub>	Input offset current (3)	V <sub>ICM</sub> = V <sub>CC</sub> -		10			
		$R_L \ge 10 \text{ k}\Omega$ ,					
٨		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$ T = 25 °C	105	120			
$A_{VD}$	Open loop gain	R <sub>L</sub> ≥ 10 kΩ,					
		$(V_{CC-}) + 0.5 \text{ V} \le V_{OUT} \le (V_{CC+}) - 0.5 \text{ V},$ -40 °C < T < 125 °C	100				
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 \text{ V},$ T = 25 °C	95	125		dB	
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}) - 1.5 V,$					
OMB	Common-mode rejection ratio	-40 °C < T < 125 °C	90				
CMR	20 log ( ΔV <sub>INCM</sub> / ΔV <sub>IO</sub> )	$(V_{CC-}) \le V_{ICM} \le (V_{CC+}),$	80	105			
		T = 25 °C				_	
		$(V_{CC-}) \le V_{ICM} \le (V_{CC+}),$ -40 °C < T < 125 °C	75				
.,	Voltage output swing from positive rail	No load, -40 °C < T < 125 °C			90		
$V_{OL}$	(V <sub>CC+</sub> ) - (V <sub>OH</sub> )	I <sub>SOURCE</sub> = 2 mA, -40 °C < T < 125 °C			200		
.,	Voltage output swing from negative rail	No load, -40 °C < T < 125 °C			90	mV	
$V_{OH}$	(V <sub>OL</sub> ) - (V <sub>CC</sub> -)	I <sub>SINK</sub> = 2 mA, -40 °C < T < 125 °C			200		

DS12487 - Rev 1 page 6/30



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		V <sub>OUT</sub> = V <sub>CC</sub> , T = 25 °C	20	50			
	ISINK	V <sub>OUT</sub> = V <sub>CC</sub> , -40 °C < T < 125 °C	15			- m A	
lout		V <sub>OUT</sub> = 0 V, T = 25 °C	20	50		mA	
	SOURCE	V <sub>OUT</sub> = 0 V, -40 °C < T < 125 °C	15				
Lee	Cumply current by an amp	No load, T = 25 °C		1.4		mA	
Icc	Supply current by op-amp	No load, -40 °C < T < 125 °C			2.3	IIIA	
		AC performance					
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	4.5	6		MHz	
SR	Slew rate	3 V step, $R_L$ = 10 kΩ, $C_L$ = 100 pF,	2	2.7		V / µs	
SK	Siew rate	A <sub>V</sub> = 1 V/V, 10% to 90%	2			ν / μδ	
		$V_{IN}$ = 1 Vrms , $R_L$ = 10 k $\Omega$ , $A_V$ = +1,		0,00032			
THD+N	Total harmonic distorsion + noise	f = 1 kHz, BW = 22 kHz		0,00002		%	
THE TH		$V_{IN}$ = 1 Vrms , $R_L$ = 1 k $\Omega$ , $A_V$ = +1,		0.0004		70	
		f = 1 kHz, BW = 22 kHz		0,000.			
Фт	Phase margin	At unity gain, 25 °C, 10 kΩ, 100 pF		34		0	
C <sub>LOAD</sub>	Capacitive load drive			100		pF	
		f = 10 Hz		20			
en	Input voltage noise density	f = 100 Hz		13		nV / √Hz	
		f = 10 kHz		12			
en p-p	Input noise voltage	0.1 Hz ≤ f ≤ 10 Hz		0.8		μV <sub>PP</sub>	
in	Input current noise density	f = 1 kHz		0.15 <sup>(5)</sup>		pA / √Hz	


- 1. See Section 5.4 Input offset voltage drift overtemperature in application information.
- 2. Current is positive when it is sinked into the op-amp.
- 3.  $I_{io}$  is defined as  $|I_{ibp} I_{ibn}|$ .
- For higher capacitive values see Figure 24. Phase margin vs. output current at V<sub>CC</sub> = 5 V, Figure 26. Phase margin vs. capacitive load
- 5. Theoretical value of the input current noise density based on the measurement of the input transistor base current:  $i_n = \sqrt{2. \ q.i_b}$

DS12487 - Rev 1 page 7/30



## 4 Typical performance characteristics

 $R_L$  connected to  $V_{CC}\,/\,2$  (unless otherwise specified).








Figure 6. Input offset voltage vs. temperature at  $V_{CC} = 5 \text{ V}$ 





DS12487 - Rev 1 page 8/30









Figure 8. Input offset voltage thermal coefficient distribution at  $V_{CC}$  = 5 V

Figure 9. Input offset voltage distribution at V<sub>CC</sub> = 36 V Vcc=36V 35 Vicm=18V **2**5 Population 20 15 10 -200 -400 -300 -100 100 200 300 Input Offset Voltage (µV)







DS12487 - Rev 1 page 9/30









Figure 14. Output current vs. output voltage at  $V_{CC} = 5 V$ 20 Output Current (mA) T=125°C Vid=-1V T=-40°C Vid=1V -40 L 3 Vout (V)

 $V_{CC} = 5 V$ 150 Vcc=5V 100 Input Bias Current (nA) T=125°C 0 T=-40°C -50 T=25°C -100 -150 -200 Input Common Mode Voltage (V)







DS12487 - Rev 1 page 10/30



Figure 19. Output voltage  $(V_{OL})$  vs. supply voltage




Figure 20. Positive slew rate at V<sub>CC</sub> = 36 V




Figure 21. Negative slew rate at  $V_{CC}$  = 36 V




Figure 22. Bode diagram at  $V_{CC} = 5 \text{ V}$ 




Figure 23. Bode diagram at V<sub>CC</sub> = 36 V





Figure 24. Phase margin vs. output current at  $V_{CC} = 5 \text{ V}$ 



DS12487 - Rev 1 page 11/30



Figure 25. Phase margin vs. output current at  $V_{CC}$  = 36 V




Figure 26. Phase margin vs. capacitive load




Figure 27. Overshoot vs. capacitive load at V<sub>CC</sub> = 36 V




Figure 28. Small step response vs. time at  $V_{CC} = 5 \text{ V}$ 




Figure 29. Desaturation time at low rail at  $V_{CC} = 5 \text{ V}$ 





Figure 30. Desaturation time at high rail at  $V_{CC}$  = 5 V



DS12487 - Rev 1 page 12/30









Figure 32. Amplifier behavior close to the low rail at  $V_{CC} = 36 V$ -15.0 -15.5 RI=10k RI=2k -16.0 **?** -16.5 Voltage ( -17.0 -17.5 Vcc=+/-18V Vin=+/-18V CI=100pF -18.0 T=25°C -19.0 L 0.000 0.005 0.010 0.015 0.020 Time (s)

Figure 33. Amplifier behavior close to the high rail at  $V_{CC}$  = 36 V19.0 Vcc=+/-18V Vin=+/-18V CI=100pF 18.0 **Noltage (V)** 17.5 16.5 16.0 Vin RI=10k RI=2k 15.0 -0.005 0.010 0.000 0.005 0.015 Time (s)







DS12487 - Rev 1 page 13/30







Figure 38. THD+N vs. output voltage

0.1
Vc=36V
Freq=1kHz
Gain=1
Vicm=Vcc/2
Cl=100pF
BW=22kHz
T=25°C

IE-4

10m
100m
1
10

AC Output Voltage (Vpp)







Figure 41. Channel separation vs. frequency at  $V_{CC}$  = 36 V



DS12487 - Rev 1 page 14/30



### 5 Application information

#### 5.1 Operating voltages

The TSB712A device can operate from 2.7 to 36 V. The parameters are fully specified at 5 V and 36 V power supplies. However, the parameters are very stable over the full  $V_{CC}$  range and several characterization curves show the TSB712A device characteristics over the full operating range. Additionally, the main specifications are guaranteed in extended temperature range from -40 to 125 °C.

### 5.2 Input pin voltage range

The TSB712A device has an internal ESD diode protection on the inputs. These diodes are connected between the inputs and each supply rail to protect the input stage from electrical discharge, as shown in the figure below.




Figure 42. Input current limitation

When the input pin voltage exceeds the power supply, the ESD diodes become conductive and, depending on this voltage, excessive current can flow through them. Without limitation this overcurrent can damage the device. In this case, the current has to be limited to 10 mA by adding a resistance in series with the input pin.

Similarly, in order to avoid excessive current in the protection diodes between the positive and negative inputs, the differential voltage should be limited to  $\pm$  2 V, or the current limited to 10 mA. Such a high differential voltage can be reached when the output is in saturation mode, or slew rate limited. In particular, it can happen when the device is used in comparator mode.

The TSB712A does not show any phase reversal for any input common mode voltage inside the absolute maximum ratings (AMR) voltage window,  $(V_{CC-})$  - 200 mV <  $V_{ICM}$  <  $(V_{CC+})$  + 200 mV.

DS12487 - Rev 1 page 15/30



#### 5.3 Rail-to-rail input stage

The TSB712A device is built with two complementary NPN and PNP input differential pairs, as shown in the figure below.




Figure 43. Rail-to-rail input stage

The device has rail-to-rail inputs, and the input common mode range is extended from  $V_{CC-}$  to  $(V_{CC+}) + 0.1 \text{ V}$ . However, the performance of these devices is optimized for the P-channel differential pair (which means from  $V_{CC-}$  to  $(V_{CC+}) - 1.5 \text{ V}$ ). Around  $(V_{CC+}) - 1 \text{ V}$ , and with slight variations depending on the process, a transition occurs between the P-channel and the N-channel differential pair, impacting the input offset voltage (see Figure 11. Input offset voltage vs. common mode voltage at  $V_{CC} = 5 \text{ V}$  & Figure 12. Input offset voltage vs. common mode voltage at  $V_{CC} = 36 \text{ V}$ ). As a consequence, CMRR can be degraded around this transition region. In order to achieve the best possible performance, this operating point should be avoided.

Please also notice that the input bias current polarity depends on the operation of NPN or PNP input stage. This transition is visible in figures Figure 15. Input bias current vs. common mode voltage at  $V_{CC}$  = 5 V & Figure 16. Input bias current vs. common mode voltage at  $V_{CC}$  = 36 V.

#### 5.4 Input offset voltage drift overtemperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during the production at application level. The maximum input voltage drift overtemperature enables the system designer to anticipate the effect of temperature variations. The maximum input voltage drift overtemperature is computed using the following formula:

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25^{\circ}C)}{T - 25^{\circ}C} \right|_{T = -40^{\circ}C \text{ and } T = 125^{\circ}C}$$
(1)

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a Cpk (process capability index) greater than 1.3.

DS12487 - Rev 1 page 16/30



#### 5.5 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage.
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using:

(2)

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A<sub>FV</sub> is the voltage acceleration factor

 $\beta$  is the voltage acceleration coefficient in 1/V, constant technology parameter ( $\beta$  = 1)

V<sub>S</sub> is the stress voltage used for the accelerated test

V<sub>U</sub> is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined as follows:

(3)

$$A_{FT} = e^{\frac{E_a}{k}} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right) \,.$$

Where:

AFT is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10<sup>-5</sup> eV.K<sup>-1</sup>)

 $T_U$  is the temperature of the die when  $V_U$  is used (K)

T<sub>S</sub> is the temperature of the die under temperature stress (K)

The final acceleration factor, A<sub>F</sub>, is the multiplication of the voltage acceleration factor and the temperature acceleration factor.

(4)

$$A_F = A_{FT} \cdot A_{FV}$$

 $A_F$  is calculated using the temperature and voltage defined in the mission profile of the product. The  $A_F$  value can then be used in Equation 5 to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

(5)

Months = 
$$A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$$

To evaluate the op-amp reliability, a follower stress condition is used where  $V_{CC}$  is defined as a function of the maximum operating voltage and the absolute maximum ratings (as recommended by JEDEC rules).  $V_{io}$  drift (in  $\mu V$ ) of the product after 1000 h of stress is tracked with parameters at different measurement conditions.

(6)

$$V_{CC} = max(V_{OP})$$
 with  $V_{icm} = V_{CC}/2$ 

The long term drift parameter  $\Delta V_{io}$  (in  $\mu V$ .month<sup>-1/2</sup>), estimating the reliability performance of the product, is obtained using the ratio of the  $V_{io}$  (input offset voltage value) drift over the square root of the calculated number of months.

(7)

$$\Delta V_{io} = \frac{V_{io}drift}{\sqrt{months}}$$

Where V<sub>io</sub> drift is the measured drift value in the specified test conditions after 1000 h stress duration.

The Vio final drift, in µV, to be measured on the device in real operation conditions can be computed from:

(8)



$$V_{io\;final\;drift}\big(t_{op},T_{op},V_{CC}\big) = \Delta V_{io,\;25^{\circ}C}.\sqrt{t_{op}.e^{\beta\cdot\left(V_{CC}-V_{CC\;nom}\right)}.e^{\frac{E_{a}}{k}}.\left(\frac{1}{297}-\frac{1}{T_{op}}\right)}$$

Where:

 $\Delta V_{io}$  is the long term drift parameter in  $\mu V.month^{-1/2}$ 

t<sub>op</sub> is the operating time seen by the device, in months

Top is the operating temperature

V<sub>CC</sub> is the power supply during operating time

 $V_{CC}$  nom is the nominal  $V_{CC}$  at which the  $\Delta V_{io}$  is computed (36 V for TSB712A).

E<sub>a</sub> is the activation energy of the technology (here 0.7 eV).

#### 5.6 EMI rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op-amps is a change in the offset voltage as a result of RF signal rectification. EMIRR is defined as follows:

$$EMIRR = 20.\log\left(\frac{V_{in}\,pp}{\Delta V_{io}}\right) \tag{9}$$

The TSB712A has been specially designed to minimize susceptibility to EMIRR and shows a low sensitivity. As visible on figure below, EMI rejection ratio has been measured on both inputs and outputs, from 400 MHz to 2.4 GHz.




Figure 44. EMIRR on In+, In- and out pins

EMIRR performance might be improved by adding small capacitances (in the pF range) on the inputs, power supply and output pins. These capacitances help in minimizing the impedance of these nodes at high frequencies.

DS12487 - Rev 1 page 18/30



#### 5.7 Maximum power dissipation

The usable output load current drive is limited by the maximum power dissipation allowed by the device package. The absolute maximum junction temperature for the TSB712A is 150 °C. The junction temperature can be estimated as follows:

$$T_I = P_D \times R_{th-ja} + T_A \tag{10}$$

T<sub>J</sub> is the die junction temperature

P<sub>D</sub> is the power dissipated in the package

R<sub>th-ia</sub> is the junction to ambient thermal resistance of the package

T<sub>A</sub> is the ambient temperature

The power dissipated in the package  $P_D$  is the sum of the quiescent power dissipated and the power dissipated by the output stage transistor. It is calculated as follows:

$$P_D = (V_{CC} \times I_{CC}) + (V_{CC+} - V_{OUT}) \times ILoad$$
(11)

when the op-amp sources the current

$$P_D = (V_{CC} \times I_{CC}) + (V_{OUT} - V_{CC}) \times ILoad$$
 (12)


when the op-amp is sinks the current.

Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit can cause degradation in the parametric performance or even destroy the device.

#### 5.8 Capacitive load and stability

Stability analysis must be performed for large capacitive loads over 100 pF. Increasing the load capacitance to high values produces gain peaking in the frequency response, with overshoot and ringing in the step response. Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads. For additional capacitive load drive capability in unity-gain configuration, stability can be improved by inserting a small resistor  $R_{\rm ISO}$  (10  $\Omega$  to 30  $\Omega$ ) in series with the output. This resistor significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created introducing a gain error on the output and slightly reducing the output swing. The error introduced is proportional to the ratio  $R_{\rm ISO}$  /  $R_{\rm L}$ .  $R_{\rm ISO}$  modifies the maximum capacitive load acceptable from a stability point-of-view as described in the following figure:


Figure 45. Stability criteria with a serial resistor at different capacitive loads



DS12487 - Rev 1 page 19/30



Figure 46. Test configuration for  $R_{\text{ISO}}$ 



Please note that  $R_{ISO}$  = 30  $\Omega$  is sufficient to make the TSB712A stable whatever the capacitive load.

DS12487 - Rev 1 page 20/30



#### 5.9 PCB layout recommendations

Particular attention must be paid to the layout of the PCB tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance. In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used. The copper traces connecting the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

### 5.10 Decoupling capacitor

In order to ensure op-amp full functionality, it is mandatory to place a decoupling capacitor of at least 22 nF as close as possible to the op-amp supply pin. A good decoupling helps to reduce electromagnetic interference impact.

DS12487 - Rev 1 page 21/30




### 6 Typical applications

#### 6.1 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful to protect applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using the TSB712A (see the following figure).

Figure 47. Low-side current sensing schematic



Vout can be expressed as follows:

$$V_{OUT} = R_{shunt} I \left( 1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right) \cdot \left( 1 - \frac{R_{f1}}{R_{g1}} \right) + I_p \cdot \frac{R_{g2} \cdot R_{f2}}{R_{g2} + R_{f2}} \cdot \left( 1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \cdot R_{f1}$$

$$- V_{io} \cdot \left( 1 - \frac{R_{f1}}{R_{g1}} \right)$$

$$(13)$$

Assuming that  $R_{f2} = R_{f1} = R_f$  and  $R_{g2} = R_{g1} = R_g$ , can be simplified in the following manner:

$$V_{OUT} = R_{shunt} \cdot I \cdot \frac{R_f}{R_g} - V_{io} \cdot \left(1 + \frac{R_f}{R_g}\right) + R_f \cdot I_{io}$$
(14)

The main advantage of using the TSB712A for a low-side current sensing relies on its low  $V_{io}$ , compared to general purpose operational amplifiers. For the same current and targeted accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power dissipation, lower drop in the ground path, and lower cost. Particular attention must be paid to the matching and precision of  $R_{g1}$ ,  $R_{g2}$ ,  $R_{f1}$ , and  $R_{f2}$ , to maximize the accuracy of the measurement.

DS12487 - Rev 1 page 22/30



## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12487 - Rev 1 page 23/30



## 7.1 MiniSO8 package information

Figure 48. MiniSO8 package outline




Table 5. MiniSO8 mechanical data

Dim.	Millim	eters		Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
Е	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
е		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
CCC			0.1			0.004

DS12487 - Rev 1 page 24/30



# 8 Ordering information

Table 6. Order code

Order code	Temperature range	Package	Packing	Marking
TSB712AIST	-40° to +125 °C	MiniSO8	Tape and reel	K214

DFN8 package may be available for qualification under customer request. Please contact sales office for such request.

DS12487 - Rev 1 page 25/30



## **Revision history**

**Table 7. Document revision history** 

Date	Revision	Changes
23-Apr-2018	1	Initial release.

DS12487 - Rev 1 page 26/30



## **Contents**

1	Pin c	description	2
2	Abso	olute maximum ratings and operating conditions	3
3	Elect	trical characteristics	4
4	Туріс	cal performance characteristics	8
5	Appl	lication information	15
	5.1	Operating voltages	15
	5.2	Input pin voltage range	15
	5.3	Rail-to-rail input stage	16
	5.4	Input offset voltage drift overtemperature	16
	5.5	Long term input offset voltage drift	17
	5.6	EMI rejection	18
	5.7	Maximum power dissipation	19
	5.8	Capacitive load and stability	19
	5.9	PCB layout recommendations	21
	5.10	Decoupling capacitor	21
6	Туріс	cal applications	22
	6.1	Low-side current sensing	22
7	Pack	rage information	23
	7.1	MiniSO8 package information	24
8	Orde	ering information	25
Revi	ision l	history	26



## **List of tables**

Table 1.	Absolute maximum ratings
Table 2.	Operating conditions
Table 3.	Electrical characteristics at $V_{CC}$ = 36 V, $V_{ICM}$ = $V_{OUT}$ = $V_{CC}$ / 2, $V_{CC}$ / 2 (unless otherwise specified)
Table 4.	Electrical characteristics at $V_{CC}$ = 5 V, $V_{ICM}$ = $V_{OUT}$ = $V_{CC}$ / 2, $T_{amb}$ = 25 °C and $R_L$ connected to $V_{CC}$ / 2 (unless otherwise specified)
Table 5.	MiniSO8 mechanical data
Table 6.	Order code
Table 7.	Document revision history

DS12487 - Rev 1 page 28/30



# **List of figures**

Figure 2.	Pin connections (top view)	. 2
Figure 3.	Supply current vs. supply voltage	
Figure 4.	Input offset voltage distribution at V <sub>CC</sub> = 5 V	. 8
Figure 5.	Input offset voltage distribution at V <sub>CC</sub> = 36 V	. 8
Figure 6.	Input offset voltage vs. temperature at V <sub>CC</sub> = 5 V	. 8
Figure 7.	Input offset voltage vs. temperature at V <sub>CC</sub> = 36 V	. 9
Figure 8.	Input offset voltage thermal coefficient distribution at V <sub>CC</sub> = 5 V	. 9
Figure 9.	Input offset voltage distribution at V <sub>CC</sub> = 36 V	. 9
Figure 10.	Input offset voltage vs. supply voltage	. 9
Figure 11.	Input offset voltage vs. common mode voltage at V <sub>CC</sub> = 5 V	. 9
Figure 12.	Input offset voltage vs. common mode voltage at V <sub>CC</sub> = 36 V	. 9
Figure 13.	Input bias current vs. temperature at V <sub>ICM</sub> = V <sub>CC</sub> / 2	10
Figure 14.	Output current vs. output voltage at V <sub>CC</sub> = 5 V	10
Figure 15.	Input bias current vs. common mode voltage at V <sub>CC</sub> = 5 V	10
Figure 16.	Input bias current vs. common mode voltage at V <sub>CC</sub> = 36 V	
Figure 17.	Output current vs. output voltage at V <sub>CC</sub> = 36 V	
Figure 18.	Output voltage (V <sub>OH</sub> ) vs. supply voltage	
Figure 19.	Output voltage (V <sub>OL</sub> ) vs. supply voltage	
Figure 20.	Positive slew rate at V <sub>CC</sub> = 36 V	
Figure 21.	Negative slew rate at V <sub>CC</sub> = 36 V	
Figure 22.	Bode diagram at V <sub>CC</sub> = 5 V	
Figure 23.	Bode diagram at V <sub>CC</sub> = 36 V	
Figure 24.	Phase margin vs. output current at V <sub>CC</sub> = 5 V	
Figure 25.	Phase margin vs. output current at V <sub>CC</sub> = 36 V	
Figure 26.	Phase margin vs. capacitive load	
Figure 27.	Overshoot vs. capacitive load at V <sub>CC</sub> = 36 V	
Figure 28.	Small step response vs. time at V <sub>CC</sub> = 5 V	
Figure 29.	Desaturation time at low rail at V <sub>CC</sub> = 5 V	
Figure 30.	Desaturation time at high rail at V <sub>CC</sub> = 5 V	
Figure 31.	Small step response vs. time at V <sub>CC</sub> = 36 V	
Figure 32.	Amplifier behavior close to the low rail at $V_{CC}$ = 36 $V_{CC}$ = 36 $V_{CC}$ = 36 $V_{CC}$	
Figure 33.	Amplifier behavior close to the high rail at V <sub>CC</sub> = 36 V	
Figure 34.	Noise vs. frequency at V <sub>CC</sub> = 5 V	
Figure 35.	Noise vs. frequency at V <sub>CC</sub> = 36 V	
Figure 36.	Noise vs. time at $V_{CC}$ = 36 V	
Figure 37.	THD+N vs. frequency	14
Figure 38.	THD+N vs. output voltage	
Figure 39.	PSRR vs. frequency at V <sub>CC</sub> = 10 V	14
Figure 40.	CMRR vs. frequency at V <sub>CC</sub> = 10 V	14
Figure 41.	Channel separation vs. frequency at V <sub>CC</sub> = 36 V	14
Figure 42.	Input current limitation	15
Figure 43.	Rail-to-rail input stage	16
Figure 44.	EMIRR on In+, In- and out pins	
Figure 45.	Stability criteria with a serial resistor at different capacitive loads	
Figure 46.	Test configuration for R <sub>ISO</sub>	
Figure 47.	Low-side current sensing schematic	
Figure 48	MiniSO8 package outline	24

DS12487 - Rev 1



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS12487 - Rev 1 page 30/30